3GPP compliant encoding & decoding chain

Rob Maunder, CTO - LDPC channel code for 5G new radio

Our LDPC encoding and decoding IP for the 3GPP New Radio uplink and downlink data channel includes the entire processing chain, to provide quick and easy integration and minimize the amount of extra work needed.

The LDPC core uses novel layer belief propagation schedules with early termination, in order to achieve compromise-free error correction performance with high hardware efficiency.

The diagrams below shows the various functions performed by the AccelerComm IP for Physical Layer of NR radio interface. The focus is on data channels coding with the first diagram showing blocks for LDPC encoding of physical shared channels (PDSCH/PUSCH) referred to by AccelerComm product number LD550 and LE550. The second diagram represents the LDPC decoding blocks for the same physical shared channels on the receive side. All products include Transport Block processing and HARQ management in hardware.

Features

  • Fully compliant with the 3GPP NR standard for PDSCH, PUSCH. Supports the full range of uncoded and encoded block sizes
  • Implements the entire LDPC encoding and decoding chain in 3GPP TS38.212
  • High error correction performance from LDPC decoder core
  • Tightly integrates the components in the chain to reduce area usage and latency
  • Simple interface, quick to integrate – all parameters are internally calculated
  • FPGA support for AMD, Intel and Achronix
  • Optimized for ASIC process
  • Optimized software solution on Intel Architecture and AVX512 acceleration
  • Matlab and C Models available
  • Configurable parameters for power & performance optimization
  • Scalable design
  • Standard AXI interfaces

Functional specifics

Encoder Decoder
Transport Block CRC encoding Transport Block CRC decoding
Code block segmentation Code block de-segmentation
CRC encoding CRC decoding
LDPC encoding
(basegraph 1 and 2, all Z-values)
LDPC decoding
(basegraph 1 and 2,  all Z-values)
Rate matching (incl. repetition) HARQ combining
Bit-level interleaver Filler bits insertion/removal
Filler bits insertion/removal Inverse Rate matching (incl. repetition)
Code block concatenation Bit-level de-interleaver
  Soft-output interface (optional)
  Re-encoded output stream (optional)
  Code block de-concatenation

 

Applications

The LDPC encoding and decoding chains are the building blocks that furthers usage in a variety of applications. Our flexible IP can be used in a wide range of applications ranging from ASICs for dedicated implementations through lookaside accelerators for cloud RAN and software implementations.

Lookaside Hardware Acceleration

Find out more

SD-FEC Compliant Chain

Find out more

Product Codes

 

Code Description Delivery Type
LD350

A pre & post processing wrapper that completes the 5G NR 3GPP compliant chain when using an AMD SD-FEC LDPC Decoder Core.

FPGA Netlist (AMD Only)

LE350

A pre & post processing wrapper that completes the 5G NR 3GPP compliant chain when using an AMD SD-FEC LDPC Encoder Core.

FPGA Netlist (AMD Only)

LD500

 

LDPC Decode core only with optimized algorithms for ultimate BLER performance ideal for Satellite applications.

Encrypted RTL or FPGA Netlist

LE500

LDPC Encode core only optimized for performance and low power ideal for Satellite applications.

Encrypted RTL or FPGA Netlist

LD550

Complete LDPC Decode 5G NR 3GPP chain. See LDPC decoder chain diagram

Encrypted RTL or FPGA Netlist

LE550

Complete LDPC Encode 5G NR 3GPP chain. See LDPC encoder chain diagram

Encrypted RTL or FPGA Netlist

LD600

Optimized decoder core only for Intel Architecture (IA) and AVX512 co-processor.

Software binary for IA

LD850

To enable higher throughput and reduce CPU load. Transport block processing can be added with deconcatenation and TB CRC.

Encrypted RTL or FPGA Netlist

LE850

To enable higher throughput and reduce CPU load. Transport block processing can be added with concatenation and segmentation.

Encrypted RTL or FPGA Netlist

T2 Physical Layer Acceleration

A Complete Physical Layer acceleration system using ORAN API’s to offload LDPC processing from Physical Layer stack. Simple integration and high performance (e.g. 16Gbps decode with PCI Gen3 x 16).

Encypted Netlist & Software installer for ORAN api (server side)

Technical resources

Our technical resources are freely available for anyone to download. Research and innovation form an integral part of our business and we want to share this with you.

download-datasheet

Datasheets

Detailed specification sheets for our LDPC product, including block diagrams, performance graphs and comparison tables.

View Datasheets
download-whitepaper

Whitepapers

Research, technical leadership and tutorial papers from our CTO on the latest factors influencing the future of LDPC standards.

View Whitepapers
download-source-code

Software

Open source software models and evaluation code for encoder and decoder simulations for our LDPC product.

Access Software
LDPC product overview

5G NR LDPC Product Overview

Key features and benefits of our LDPC product suite for 5G New Radio Applications.

Download Now

Latest news & media

View All
AccelerComm Expands LDPC Accelerator IP Licenses for 5G Cloud RAN High-Capacity Solutions

AccelerComm Expands LDPC Accelerator IP Licenses for 5G Cloud RAN High-Capacity Solutions

Read more
AccelerComm to Demonstrate 5G Physical Layer IP at MWC LV 2023

AccelerComm to Demonstrate 5G Physical Layer IP at MWC LV 2023

Read more
Webinar on-demand: New architectures for O-RAN

Webinar on-demand: New architectures for O-RAN

Read more

Contact us

We are transforming the next generation of wireless communications with innovative, world-leading IP that delivers ultra-high performance and error resilient 5G. Let’s connect to discuss how our physical layer solutions can help your business thrive today and into the future.

Get in touch